92 lines
2.6 KiB
C
92 lines
2.6 KiB
C
/*
|
|
* (C) Copyright 2011
|
|
* Yuri Tikhonov, Emcraft Systems, yur@emcraft.com
|
|
*
|
|
* (C) Copyright 2015
|
|
* Kamil Lulko, <kamil.lulko@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _MACH_STM32_H_
|
|
#define _MACH_STM32_H_
|
|
|
|
#include <asm/arch-stm32/stm32f.h>
|
|
|
|
/*
|
|
* Peripheral memory map
|
|
*/
|
|
#define STM32_SYSMEM_BASE 0x1FFF0000
|
|
|
|
#define STM32_GPIOA_BASE (STM32_AHB1PERIPH_BASE + 0x0000)
|
|
#define STM32_GPIOB_BASE (STM32_AHB1PERIPH_BASE + 0x0400)
|
|
#define STM32_GPIOC_BASE (STM32_AHB1PERIPH_BASE + 0x0800)
|
|
#define STM32_GPIOD_BASE (STM32_AHB1PERIPH_BASE + 0x0C00)
|
|
#define STM32_GPIOE_BASE (STM32_AHB1PERIPH_BASE + 0x1000)
|
|
#define STM32_GPIOF_BASE (STM32_AHB1PERIPH_BASE + 0x1400)
|
|
#define STM32_GPIOG_BASE (STM32_AHB1PERIPH_BASE + 0x1800)
|
|
#define STM32_GPIOH_BASE (STM32_AHB1PERIPH_BASE + 0x1C00)
|
|
#define STM32_GPIOI_BASE (STM32_AHB1PERIPH_BASE + 0x2000)
|
|
|
|
/*
|
|
* Register maps
|
|
*/
|
|
struct stm32_u_id_regs {
|
|
u32 u_id_low;
|
|
u32 u_id_mid;
|
|
u32 u_id_high;
|
|
};
|
|
|
|
struct stm32_rcc_regs {
|
|
u32 cr; /* RCC clock control */
|
|
u32 pllcfgr; /* RCC PLL configuration */
|
|
u32 cfgr; /* RCC clock configuration */
|
|
u32 cir; /* RCC clock interrupt */
|
|
u32 ahb1rstr; /* RCC AHB1 peripheral reset */
|
|
u32 ahb2rstr; /* RCC AHB2 peripheral reset */
|
|
u32 ahb3rstr; /* RCC AHB3 peripheral reset */
|
|
u32 rsv0;
|
|
u32 apb1rstr; /* RCC APB1 peripheral reset */
|
|
u32 apb2rstr; /* RCC APB2 peripheral reset */
|
|
u32 rsv1[2];
|
|
u32 ahb1enr; /* RCC AHB1 peripheral clock enable */
|
|
u32 ahb2enr; /* RCC AHB2 peripheral clock enable */
|
|
u32 ahb3enr; /* RCC AHB3 peripheral clock enable */
|
|
u32 rsv2;
|
|
u32 apb1enr; /* RCC APB1 peripheral clock enable */
|
|
u32 apb2enr; /* RCC APB2 peripheral clock enable */
|
|
u32 rsv3[2];
|
|
u32 ahb1lpenr; /* RCC AHB1 periph clk enable in low pwr mode */
|
|
u32 ahb2lpenr; /* RCC AHB2 periph clk enable in low pwr mode */
|
|
u32 ahb3lpenr; /* RCC AHB3 periph clk enable in low pwr mode */
|
|
u32 rsv4;
|
|
u32 apb1lpenr; /* RCC APB1 periph clk enable in low pwr mode */
|
|
u32 apb2lpenr; /* RCC APB2 periph clk enable in low pwr mode */
|
|
u32 rsv5[2];
|
|
u32 bdcr; /* RCC Backup domain control */
|
|
u32 csr; /* RCC clock control & status */
|
|
u32 rsv6[2];
|
|
u32 sscgr; /* RCC spread spectrum clock generation */
|
|
u32 plli2scfgr; /* RCC PLLI2S configuration */
|
|
u32 pllsaicfgr;
|
|
u32 dckcfgr;
|
|
};
|
|
|
|
struct stm32_pwr_regs {
|
|
u32 cr;
|
|
u32 csr;
|
|
};
|
|
|
|
/*
|
|
* Registers access macros
|
|
*/
|
|
#define STM32_U_ID_BASE (STM32_SYSMEM_BASE + 0x7A10)
|
|
#define STM32_U_ID ((struct stm32_u_id_regs *)STM32_U_ID_BASE)
|
|
static const u32 sect_sz_kb[CONFIG_SYS_MAX_FLASH_SECT] = {
|
|
[0 ... 3] = 16 * 1024,
|
|
[4] = 64 * 1024,
|
|
[5 ... 11] = 128 * 1024
|
|
};
|
|
|
|
#endif /* _MACH_STM31_H_ */
|