24 lines
		
	
	
		
			998 B
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			24 lines
		
	
	
		
			998 B
		
	
	
	
		
			LLVM
		
	
	
	
| ; REQUIRES: asserts
 | |
| ; RUN: llc < %s -mtriple=arm64-linux-gnu -mcpu=cortex-a57 -enable-misched=0 -debug-only=misched -o - 2>&1 > /dev/null | FileCheck %s
 | |
| 
 | |
| 
 | |
| @G1 = common global [100 x i32] zeroinitializer, align 4
 | |
| @G2 = common global [100 x i32] zeroinitializer, align 4
 | |
| 
 | |
| ; Check that no scheduling dependencies are created between the paired loads and the store during post-RA MI scheduling.
 | |
| ;
 | |
| ; CHECK-LABEL: # Machine code for function foo: Properties: <Post SSA
 | |
| ; CHECK: SU(2):   %W{{[0-9]+}}<def>, %W{{[0-9]+}}<def> = LDPWi
 | |
| ; CHECK: Successors:
 | |
| ; CHECK-NOT: ch SU(4)
 | |
| ; CHECK: SU(3)
 | |
| ; CHECK: SU(4):   STRWui %WZR, %X{{[0-9]+}}
 | |
| define i32 @foo() {
 | |
| entry:
 | |
|   %0 = load i32, i32* getelementptr inbounds ([100 x i32], [100 x i32]* @G2, i64 0, i64 0), align 4
 | |
|   %1 = load i32, i32* getelementptr inbounds ([100 x i32], [100 x i32]* @G2, i64 0, i64 1), align 4
 | |
|   store i32 0, i32* getelementptr inbounds ([100 x i32], [100 x i32]* @G1, i64 0, i64 0), align 4
 | |
|   %add = add nsw i32 %1, %0
 | |
|   ret i32 %add
 | |
| }
 |