116 lines
		
	
	
		
			3.8 KiB
		
	
	
	
		
			C++
		
	
	
	
			
		
		
	
	
			116 lines
		
	
	
		
			3.8 KiB
		
	
	
	
		
			C++
		
	
	
	
| /*
 | |
|  * Copyright (C) 2014 The Android Open Source Project
 | |
|  *
 | |
|  * Licensed under the Apache License, Version 2.0 (the "License");
 | |
|  * you may not use this file except in compliance with the License.
 | |
|  * You may obtain a copy of the License at
 | |
|  *
 | |
|  *      http://www.apache.org/licenses/LICENSE-2.0
 | |
|  *
 | |
|  * Unless required by applicable law or agreed to in writing, software
 | |
|  * distributed under the License is distributed on an "AS IS" BASIS,
 | |
|  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 | |
|  * See the License for the specific language governing permissions and
 | |
|  * limitations under the License.
 | |
|  */
 | |
| 
 | |
| #ifndef ART_RUNTIME_ARCH_ARM_INSTRUCTION_SET_FEATURES_ARM_H_
 | |
| #define ART_RUNTIME_ARCH_ARM_INSTRUCTION_SET_FEATURES_ARM_H_
 | |
| 
 | |
| #include "arch/instruction_set_features.h"
 | |
| 
 | |
| namespace art {
 | |
| 
 | |
| class ArmInstructionSetFeatures;
 | |
| using ArmFeaturesUniquePtr = std::unique_ptr<const ArmInstructionSetFeatures>;
 | |
| 
 | |
| // Instruction set features relevant to the ARM architecture.
 | |
| class ArmInstructionSetFeatures final : public InstructionSetFeatures {
 | |
|  public:
 | |
|   // Process a CPU variant string like "krait" or "cortex-a15" and create InstructionSetFeatures.
 | |
|   static ArmFeaturesUniquePtr FromVariant(const std::string& variant, std::string* error_msg);
 | |
| 
 | |
|   // Parse a bitmap and create an InstructionSetFeatures.
 | |
|   static ArmFeaturesUniquePtr FromBitmap(uint32_t bitmap);
 | |
| 
 | |
|   // Turn C pre-processor #defines into the equivalent instruction set features.
 | |
|   static ArmFeaturesUniquePtr FromCppDefines();
 | |
| 
 | |
|   // Process /proc/cpuinfo and use kRuntimeISA to produce InstructionSetFeatures.
 | |
|   static ArmFeaturesUniquePtr FromCpuInfo();
 | |
| 
 | |
|   // Process the auxiliary vector AT_HWCAP entry and use kRuntimeISA to produce
 | |
|   // InstructionSetFeatures.
 | |
|   static ArmFeaturesUniquePtr FromHwcap();
 | |
| 
 | |
|   // Use assembly tests of the current runtime (ie kRuntimeISA) to determine the
 | |
|   // InstructionSetFeatures. This works around kernel bugs in AT_HWCAP and /proc/cpuinfo.
 | |
|   static ArmFeaturesUniquePtr FromAssembly();
 | |
| 
 | |
|   // Use external cpu_features library.
 | |
|   static ArmFeaturesUniquePtr FromCpuFeatures();
 | |
| 
 | |
|   bool Equals(const InstructionSetFeatures* other) const override;
 | |
| 
 | |
|   bool HasAtLeast(const InstructionSetFeatures* other) const override;
 | |
| 
 | |
|   InstructionSet GetInstructionSet() const override {
 | |
|     return InstructionSet::kArm;
 | |
|   }
 | |
| 
 | |
|   uint32_t AsBitmap() const override;
 | |
| 
 | |
|   // Return a string of the form "div,lpae" or "none".
 | |
|   std::string GetFeatureString() const override;
 | |
| 
 | |
|   // Is the divide instruction feature enabled?
 | |
|   bool HasDivideInstruction() const {
 | |
|       return has_div_;
 | |
|   }
 | |
| 
 | |
|   // Are the ldrd and strd instructions atomic? This is commonly true when the Large Physical
 | |
|   // Address Extension (LPAE) is present.
 | |
|   bool HasAtomicLdrdAndStrd() const {
 | |
|     return has_atomic_ldrd_strd_;
 | |
|   }
 | |
| 
 | |
|   // Are ARMv8-A instructions available?
 | |
|   bool HasARMv8AInstructions() const {
 | |
|     return has_armv8a_;
 | |
|   }
 | |
| 
 | |
|   virtual ~ArmInstructionSetFeatures() {}
 | |
| 
 | |
|  protected:
 | |
|   // Parse a vector of the form "div", "lpae" adding these to a new ArmInstructionSetFeatures.
 | |
|   std::unique_ptr<const InstructionSetFeatures>
 | |
|       AddFeaturesFromSplitString(const std::vector<std::string>& features,
 | |
|                                  std::string* error_msg) const override;
 | |
| 
 | |
|  private:
 | |
|   ArmInstructionSetFeatures(bool has_div,
 | |
|                             bool has_atomic_ldrd_strd,
 | |
|                             bool has_armv8a)
 | |
|       : InstructionSetFeatures(),
 | |
|         has_div_(has_div),
 | |
|         has_atomic_ldrd_strd_(has_atomic_ldrd_strd),
 | |
|         has_armv8a_(has_armv8a) {}
 | |
| 
 | |
|   // Bitmap positions for encoding features as a bitmap.
 | |
|   enum {
 | |
|     kDivBitfield = 1 << 0,
 | |
|     kAtomicLdrdStrdBitfield = 1 << 1,
 | |
|     kARMv8A = 1 << 2,
 | |
|   };
 | |
| 
 | |
|   const bool has_div_;
 | |
|   const bool has_atomic_ldrd_strd_;
 | |
|   const bool has_armv8a_;
 | |
| 
 | |
|   DISALLOW_COPY_AND_ASSIGN(ArmInstructionSetFeatures);
 | |
| };
 | |
| 
 | |
| }  // namespace art
 | |
| 
 | |
| #endif  // ART_RUNTIME_ARCH_ARM_INSTRUCTION_SET_FEATURES_ARM_H_
 |