476 lines
9.6 KiB
Plaintext
476 lines
9.6 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2022 Rockchip Electronics Co., Ltd.
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "rk3399-excavator-sapphire.dtsi"
|
|
#include "rk3399-android.dtsi"
|
|
#include "rk3399-vop-clk-set.dtsi"
|
|
|
|
/ {
|
|
backlight: backlight {
|
|
compatible = "pwm-backlight";
|
|
brightness-levels = <
|
|
0 1 2 3 4 5 6 7
|
|
8 9 10 11 12 13 14 15
|
|
16 17 18 19 20 21 22 23
|
|
24 25 26 27 28 29 30 31
|
|
32 33 34 35 36 37 38 39
|
|
40 41 42 43 44 45 46 47
|
|
48 49 50 51 52 53 54 55
|
|
56 57 58 59 60 61 62 63
|
|
64 65 66 67 68 69 70 71
|
|
72 73 74 75 76 77 78 79
|
|
80 81 82 83 84 85 86 87
|
|
88 89 90 91 92 93 94 95
|
|
96 97 98 99 100 101 102 103
|
|
104 105 106 107 108 109 110 111
|
|
112 113 114 115 116 117 118 119
|
|
120 121 122 123 124 125 126 127
|
|
128 129 130 131 132 133 134 135
|
|
136 137 138 139 140 141 142 143
|
|
144 145 146 147 148 149 150 151
|
|
152 153 154 155 156 157 158 159
|
|
160 161 162 163 164 165 166 167
|
|
168 169 170 171 172 173 174 175
|
|
176 177 178 179 180 181 182 183
|
|
184 185 186 187 188 189 190 191
|
|
192 193 194 195 196 197 198 199
|
|
200 201 202 203 204 205 206 207
|
|
208 209 210 211 212 213 214 215
|
|
216 217 218 219 220 221 222 223
|
|
224 225 226 227 228 229 230 231
|
|
232 233 234 235 236 237 238 239
|
|
240 241 242 243 244 245 246 247
|
|
248 249 250 251 252 253 254 255>;
|
|
default-brightness-level = <200>;
|
|
pwms = <&pwm0 0 25000 0>;
|
|
enable-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
vcc_lcd: vcc-lcd {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc_lcd";
|
|
gpio = <&gpio4 30 GPIO_ACTIVE_HIGH>;
|
|
startup-delay-us = <20000>;
|
|
enable-active-high;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
vin-supply = <&vcc_sys>;
|
|
};
|
|
|
|
panel: panel {
|
|
compatible = "simple-panel";
|
|
backlight = <&backlight>;
|
|
power-supply = <&vcc_lcd>;
|
|
enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
|
|
prepare-delay-ms = <20>;
|
|
enable-delay-ms = <20>;
|
|
|
|
display-timings {
|
|
native-mode = <&timing0>;
|
|
|
|
timing0: timing0 {
|
|
clock-frequency = <200000000>;
|
|
hactive = <1536>;
|
|
vactive = <2048>;
|
|
hfront-porch = <12>;
|
|
hsync-len = <16>;
|
|
hback-porch = <48>;
|
|
vfront-porch = <8>;
|
|
vsync-len = <4>;
|
|
vback-porch = <8>;
|
|
hsync-active = <0>;
|
|
vsync-active = <0>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
};
|
|
|
|
ports {
|
|
panel_in: endpoint {
|
|
remote-endpoint = <&edp_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
test-power {
|
|
status = "okay";
|
|
};
|
|
|
|
hdmiin_sound: hdmiin-sound {
|
|
compatible = "rockchip,rockchip-rt5651-sound";
|
|
rockchip,cpu = <&i2s0>;
|
|
rockchip,codec = <&rt5651 &rt5651>;
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
|
|
&edp {
|
|
status = "okay";
|
|
force-hpd;
|
|
|
|
ports {
|
|
port@1 {
|
|
reg = <1>;
|
|
|
|
edp_out: endpoint {
|
|
remote-endpoint = <&panel_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&edp_in_vopl {
|
|
status = "disabled";
|
|
};
|
|
|
|
&hdmi_in_vopb {
|
|
status = "disabled";
|
|
};
|
|
|
|
&rt5651 {
|
|
status = "okay";
|
|
};
|
|
|
|
|
|
&hdmi_dp_sound {
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmiin_sound {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dp_in_vopb {
|
|
status = "disabled";
|
|
};
|
|
|
|
&i2s2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
|
|
gsl3673: gsl3673@40 {
|
|
compatible = "GSL,GSL3673";
|
|
reg = <0x40>;
|
|
screen_max_x = <1536>;
|
|
screen_max_y = <2048>;
|
|
irq_gpio_number = <&gpio1 20 IRQ_TYPE_LEVEL_LOW>;
|
|
rst_gpio_number = <&gpio4 22 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
sgm3784: sgm3784@30 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "sgmicro,gsm3784";
|
|
reg = <0x30>;
|
|
rockchip,camera-module-index = <0>;
|
|
rockchip,camera-module-facing = "back";
|
|
enable-gpio = <&gpio2 RK_PB4 GPIO_ACTIVE_HIGH>;
|
|
strobe-gpio = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
sgm3784_led0: led@0 {
|
|
reg = <0x0>;
|
|
led-max-microamp = <299200>;
|
|
flash-max-microamp = <1122000>;
|
|
flash-max-timeout-us = <1600000>;
|
|
};
|
|
|
|
sgm3784_led1: led@1 {
|
|
reg = <0x1>;
|
|
led-max-microamp = <299200>;
|
|
flash-max-microamp = <1122000>;
|
|
flash-max-timeout-us = <1600000>;
|
|
};
|
|
};
|
|
|
|
tc358749x: tc358749x@f {
|
|
compatible = "toshiba,tc358749x";
|
|
reg = <0x0f>;
|
|
power-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
|
|
power18-gpios = <&gpio2 9 GPIO_ACTIVE_HIGH>;
|
|
power33-gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
|
|
csi-ctl-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
|
|
stanby-gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
|
|
reset-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
|
|
int-gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&hdmiin_gpios>;
|
|
status = "disabled";
|
|
};
|
|
|
|
vm149c: vm149c@c {
|
|
compatible = "silicon touch,vm149c";
|
|
status = "okay";
|
|
reg = <0x0c>;
|
|
rockchip,camera-module-index = <0>;
|
|
rockchip,camera-module-facing = "back";
|
|
};
|
|
|
|
gc2145: gc2145@3c{
|
|
status = "okay";
|
|
compatible = "galaxycore,gc2145";
|
|
reg = <0x3c>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&cif_clkout>;
|
|
|
|
clocks = <&cru SCLK_CIF_OUT>;
|
|
clock-names = "xvclk";
|
|
|
|
/* avdd-supply = <>; */
|
|
/* dvdd-supply = <>; */
|
|
/* dovdd-supply = <>; */
|
|
pwdn-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>; //ok
|
|
rockchip,camera-module-index = <1>;
|
|
rockchip,camera-module-facing = "front";
|
|
rockchip,camera-module-name = "CameraKing";
|
|
rockchip,camera-module-lens-name = "Largan";
|
|
port {
|
|
gc2145_out: endpoint {
|
|
remote-endpoint = <&dvp_in_fcam>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ov13850: ov13850@10 {
|
|
compatible = "ovti,ov13850";
|
|
status = "okay";
|
|
reg = <0x10>;
|
|
clocks = <&cru SCLK_CIF_OUT>;
|
|
clock-names = "xvclk";
|
|
/* avdd-supply = <>; */
|
|
/* dvdd-supply = <>; */
|
|
/* dovdd-supply = <>; */
|
|
/* reset-gpios = <>; */
|
|
reset-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>; // conflict with csi-ctl-gpios
|
|
pwdn-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
|
|
pinctrl-names = "rockchip,camera_default";
|
|
pinctrl-0 = <&cif_clkout>;
|
|
|
|
rockchip,camera-module-index = <0>;
|
|
rockchip,camera-module-facing = "back";
|
|
rockchip,camera-module-name = "CMK-CT0116";
|
|
rockchip,camera-module-lens-name = "Largan-50013A1";
|
|
lens-focus = <&vm149c>;
|
|
flash-leds = <&sgm3784_led0 &sgm3784_led1>;
|
|
|
|
port {
|
|
ucam_out0: endpoint {
|
|
remote-endpoint = <&mipi_in_ucam0>;
|
|
//remote-endpoint = <&mipi_in_ucam1>;
|
|
data-lanes = <1 2>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ov4689: ov4689@36 {
|
|
compatible = "ovti,ov4689";
|
|
status = "disabled";
|
|
reg = <0x36>;
|
|
clocks = <&cru SCLK_CIF_OUT>;
|
|
clock-names = "xvclk";
|
|
/* avdd-supply = <>; */
|
|
/* dvdd-supply = <>; */
|
|
/* dovdd-supply = <>; */
|
|
/* reset-gpios = <>; */
|
|
pwdn-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>; // conflict with backlight
|
|
pinctrl-names = "rockchip,camera_default";
|
|
pinctrl-0 = <&cif_clkout>;
|
|
rockchip,camera-module-index = <1>;
|
|
rockchip,camera-module-facing = "front";
|
|
rockchip,camera-module-name = "JSD3425-C1";
|
|
rockchip,camera-module-lens-name = "JSD3425-C1";
|
|
port {
|
|
ucam_out1: endpoint {
|
|
//remote-endpoint = <&mipi_in_ucam0>;
|
|
remote-endpoint = <&mipi_in_ucam1>;
|
|
data-lanes = <1 2>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c6 {
|
|
cw2015@62 {
|
|
status = "disabled";
|
|
compatible = "cw201x";
|
|
reg = <0x62>;
|
|
bat_config_info = <0x15 0x42 0x60 0x59 0x52 0x58 0x4D 0x48
|
|
0x48 0x44 0x44 0x46 0x49 0x48 0x32 0x24
|
|
0x20 0x17 0x13 0x0F 0x19 0x3E 0x51 0x45
|
|
0x08 0x76 0x0B 0x85 0x0E 0x1C 0x2E 0x3E
|
|
0x4D 0x52 0x52 0x57 0x3D 0x1B 0x6A 0x2D
|
|
0x25 0x43 0x52 0x87 0x8F 0x91 0x94 0x52
|
|
0x82 0x8C 0x92 0x96 0xFF 0x7B 0xBB 0xCB
|
|
0x2F 0x7D 0x72 0xA5 0xB5 0xC1 0x46 0xAE>;
|
|
monitor_sec = <5>;
|
|
virtual_power = <0>;
|
|
};
|
|
};
|
|
|
|
&isp0_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&isp1_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&mipi_dphy_rx0 {
|
|
status = "disabled";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mipi_in_ucam0: endpoint@1 {
|
|
reg = <1>;
|
|
remote-endpoint = <&ucam_out0>;
|
|
data-lanes = <1 2>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
dphy_rx0_out: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&isp0_mipi_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mipi_dphy_tx1rx1 {
|
|
status = "disabled";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mipi_in_ucam1: endpoint@1 {
|
|
reg = <1>;
|
|
remote-endpoint = <&ucam_out1>;
|
|
data-lanes = <1 2>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
dphy_tx1rx1_out: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&isp1_mipi_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&vopb {
|
|
status = "okay";
|
|
assigned-clocks = <&cru DCLK_VOP0_DIV>;
|
|
assigned-clock-parents = <&cru PLL_CPLL>;
|
|
};
|
|
|
|
&vopl {
|
|
status = "okay";
|
|
assigned-clocks = <&cru DCLK_VOP1_DIV>;
|
|
assigned-clock-parents = <&cru PLL_VPLL>;
|
|
};
|
|
|
|
&pcie_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkisp1_0 {
|
|
status = "disabled";
|
|
|
|
port {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
isp0_mipi_in: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&dphy_rx0_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&rkisp1_1 {
|
|
status = "disabled";
|
|
|
|
port {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
isp1_mipi_in: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&dphy_tx1rx1_out>;
|
|
};
|
|
dvp_in_fcam: endpoint@1 {
|
|
reg = <1>;
|
|
remote-endpoint = <&gc2145_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&route_edp {
|
|
status = "okay";
|
|
};
|
|
|
|
&route_hdmi {
|
|
status = "okay";
|
|
connect = <&vopl_out_hdmi>;
|
|
};
|
|
|
|
&rt5651_sound {
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
lcd-panel {
|
|
lcd_panel_reset: lcd-panel-reset {
|
|
rockchip,pins = <4 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
};
|
|
};
|
|
|
|
hdmiin {
|
|
hdmiin_gpios: hdmiin_gpios {
|
|
rockchip,pins =
|
|
<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<2 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<2 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,
|
|
<2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
};
|
|
|