rk3588-game
/
android13
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
android13/kernel-5.10/drivers/media/i2c/gc2053.c

1603 lines
38 KiB
C
Raw Blame History

// SPDX-License-Identifier: GPL-2.0
/*
* gc2053 sensor driver
*
* Copyright (C) 2020 Rockchip Electronics Co., Ltd.
*
* V0.0X01.0X00 first version.
* V0.0X01.0X01 add quick stream on/off
* V0.0X01.0X02 support slave mode
*/
#include <linux/clk.h>
#include <linux/device.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/i2c.h>
#include <linux/module.h>
#include <linux/pm_runtime.h>
#include <linux/of.h>
#include <linux/of_graph.h>
#include <linux/regulator/consumer.h>
#include <linux/sysfs.h>
#include <linux/slab.h>
#include <linux/pinctrl/consumer.h>
#include <linux/version.h>
#include <linux/rk-camera-module.h>
#include <media/v4l2-async.h>
#include <media/media-entity.h>
#include <media/v4l2-common.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-device.h>
#include <media/v4l2-event.h>
#include <media/v4l2-fwnode.h>
#include <media/v4l2-image-sizes.h>
#include <media/v4l2-mediabus.h>
#include <media/v4l2-subdev.h>
#define DRIVER_VERSION KERNEL_VERSION(0, 0x01, 0x02)
#define GC2053_NAME "gc2053"
#define GC2053_MEDIA_BUS_FMT MEDIA_BUS_FMT_SGRBG10_1X10
#define MIPI_FREQ_297M 297000000
#define GC2053_XVCLK_FREQ 24000000
#define GC2053_PAGE_SELECT 0xFE
#define GC2053_REG_CHIP_ID_H 0xF0
#define GC2053_REG_CHIP_ID_L 0xF1
#define GC2053_REG_EXP_H 0x03
#define GC2053_REG_EXP_L 0x04
#define GC2053_REG_VTS_H 0x41
#define GC2053_REG_VTS_L 0x42
#define GC2053_REG_CTRL_MODE 0x3E
#define GC2053_MODE_SW_STANDBY 0x11
#define GC2053_MODE_STREAMING 0x91
#define REG_NULL 0xFF
#define GC2053_CHIP_ID 0x2053
#define GC2053_VTS_MAX 0x3FFF
#define GC2053_HTS_MAX 0xFFF
#define GC2053_EXPOSURE_MAX 0x3FFF
#define GC2053_EXPOSURE_MIN 1
#define GC2053_EXPOSURE_STEP 1
#define GC2053_GAIN_MIN 0x40
#define GC2053_GAIN_MAX 0x2000
#define GC2053_GAIN_STEP 1
#define GC2053_GAIN_DEFAULT 64
#define GC2053_LANES 2
#define OF_CAMERA_PINCTRL_STATE_DEFAULT "rockchip,camera_default"
#define OF_CAMERA_PINCTRL_STATE_SLEEP "rockchip,camera_sleep"
#define SENSOR_ID(_msb, _lsb) ((_msb) << 8 | (_lsb))
#define GC2053_FLIP_MIRROR_REG 0x17
#define GC_MIRROR_BIT_MASK BIT(0)
#define GC_FLIP_BIT_MASK BIT(1)
static const char * const gc2053_supply_names[] = {
"dovdd", /* Digital I/O power */
"avdd", /* Analog power */
"dvdd", /* Digital core power */
};
#define GC2053_NUM_SUPPLIES ARRAY_SIZE(gc2053_supply_names)
#define to_gc2053(sd) container_of(sd, struct gc2053, subdev)
struct regval {
u8 addr;
u8 val;
};
struct gc2053_mode {
u32 width;
u32 height;
struct v4l2_fract max_fps;
u32 hts_def;
u32 vts_def;
u32 exp_def;
const struct regval *reg_list;
u32 hdr_mode;
u32 vc[PAD_MAX];
};
struct gc2053 {
struct i2c_client *client;
struct clk *xvclk;
struct gpio_desc *reset_gpio;
struct gpio_desc *pwdn_gpio;
struct gpio_desc *power_gpio;
struct regulator_bulk_data supplies[GC2053_NUM_SUPPLIES];
struct pinctrl *pinctrl;
struct pinctrl_state *pins_default;
struct pinctrl_state *pins_sleep;
struct v4l2_subdev subdev;
struct media_pad pad;
struct v4l2_ctrl_handler ctrl_handler;
struct v4l2_ctrl *exposure;
struct v4l2_ctrl *anal_gain;
struct v4l2_ctrl *hblank;
struct v4l2_ctrl *vblank;
struct v4l2_ctrl *h_flip;
struct v4l2_ctrl *v_flip;
struct mutex mutex;
bool streaming;
bool power_on;
const struct gc2053_mode *cur_mode;
unsigned int lane_num;
unsigned int cfg_num;
unsigned int pixel_rate;
u32 module_index;
const char *module_facing;
const char *module_name;
const char *len_name;
enum rkmodule_sync_mode sync_mode;
struct rkmodule_awb_cfg awb_cfg;
struct rkmodule_lsc_cfg lsc_cfg;
u8 flip;
};
/*
* window_size=1920*1080 mipi@2lane
* mclk=24mhz,mipi_clk=594Mbps
* pixel_line_total=2200,line_frame_total=1125
* row_time=29.629us,frame_rate=30fps
*/
static const struct regval gc2053_1920x1080_regs_2lane[] = {
/****system****/
{0xfe, 0x80},
{0xfe, 0x80},
{0xfe, 0x80},
{0xfe, 0x00},
{0xf2, 0x00},
{0xf3, 0x00},
{0xf4, 0x36},
{0xf5, 0xc0},
{0xf6, 0x44},
{0xf7, 0x01},
{0xf8, 0x63},
{0xf9, 0x40},
{0xfc, 0x8e},
/****CISCTL & ANALOG****/
{0xfe, 0x00},
{0x87, 0x18},
{0xee, 0x30},
{0xd0, 0xb7},
{0x03, 0x04},
{0x04, 0x60},
{0x05, 0x04},
{0x06, 0x4c},
{0x07, 0x00},
{0x08, 0x11},
{0x09, 0x00},
{0x0a, 0x02},
{0x0b, 0x00},
{0x0c, 0x02},
{0x0d, 0x04},
{0x0e, 0x40},
{0x12, 0xe2},
{0x13, 0x16},
{0x19, 0x0a},
{0x21, 0x1c},
{0x28, 0x0a},
{0x29, 0x24},
{0x2b, 0x04},
{0x32, 0xf8},
{0x37, 0x03},
{0x39, 0x15},
{0x43, 0x07},
{0x44, 0x40},
{0x46, 0x0b},
{0x4b, 0x20},
{0x4e, 0x08},
{0x55, 0x20},
{0x66, 0x05},
{0x67, 0x05},
{0x77, 0x01},
{0x78, 0x00},
{0x7c, 0x93},
{0x8c, 0x12},
{0x8d, 0x92},
{0x90, 0x00},
{0x9d, 0x10},
{0xce, 0x7c},
{0xd2, 0x41},
{0xd3, 0xdc},
{0xe6, 0x50},
/*gain*/
{0xb6, 0xc0},
{0xb0, 0x60},
{0xb1, 0x01},
{0xb2, 0x00},
{0xb3, 0x00},
{0xb4, 0x00},
{0xb8, 0x01},
{0xb9, 0x00},
/*blk*/
{0x26, 0x30},
{0xfe, 0x01},
{0x40, 0x23},
{0x55, 0x07},
{0x60, 0x40},
{0xfe, 0x04},
{0x14, 0x78},
{0x15, 0x78},
{0x16, 0x78},
{0x17, 0x78},
/*window*/
{0xfe, 0x01},
{0x92, 0x02},
{0x94, 0x02},
{0x95, 0x04},
{0x96, 0x38},
{0x97, 0x07},
{0x98, 0x80},
/*ISP*/
{0xfe, 0x01},
{0x01, 0x05},
{0x02, 0x89},
{0x04, 0x01},
{0x07, 0xa6},
{0x08, 0xa9},
{0x09, 0xa8},
{0x0a, 0xa7},
{0x0b, 0xff},
{0x0c, 0xff},
{0x0f, 0x00},
{0x50, 0x1c},
{0x89, 0x03},
{0xfe, 0x04},
{0x28, 0x86},
{0x29, 0x86},
{0x2a, 0x86},
{0x2b, 0x68},
{0x2c, 0x68},
{0x2d, 0x68},
{0x2e, 0x68},
{0x2f, 0x68},
{0x30, 0x4f},
{0x31, 0x68},
{0x32, 0x67},
{0x33, 0x66},
{0x34, 0x66},
{0x35, 0x66},
{0x36, 0x66},
{0x37, 0x66},
{0x38, 0x62},
{0x39, 0x62},
{0x3a, 0x62},
{0x3b, 0x62},
{0x3c, 0x62},
{0x3d, 0x62},
{0x3e, 0x62},
{0x3f, 0x62},
/****DVP & MIPI****/
{0xfe, 0x01},
{0x9a, 0x06},
{0xfe, 0x00},
{0x7b, 0x2a},
{0x23, 0x2d},
{0xfe, 0x03},
{0x01, 0x27},
{0x02, 0x5f},
{0x03, 0xb6},
{0x12, 0x80},
{0x13, 0x07},
{0x15, 0x12},
{0xfe, 0x00},
{0x3e, 0x91},
{REG_NULL, 0x00},
};
static __maybe_unused const struct regval gc2053_master_mode_regs[] = {
{0xfe, 0x00},
{0x7f, 0x09},
{0x82, 0x01},
{0x83, 0x0c},
{0x84, 0x80},
{REG_NULL, 0x00},
};
static __maybe_unused const struct regval gc2053_slave_mode_regs[] = {
{0xfe, 0x00},
{0x7f, 0x09},
{0x82, 0x0a},
{0x83, 0x0b},
{0x84, 0x80},
{0x85, 0x51},
{REG_NULL, 0x00},
};
static const struct gc2053_mode supported_modes[] = {
{
.width = 1920,
.height = 1080,
.max_fps = {
.numerator = 10000,
.denominator = 300000,
},
.exp_def = 0x460,
.hts_def = 0x898,
.vts_def = 0x465,
.reg_list = gc2053_1920x1080_regs_2lane,
.hdr_mode = NO_HDR,
.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
},
};
static const s64 link_freq_menu_items[] = {
MIPI_FREQ_297M
};
/* sensor register write */
static int gc2053_write_reg(struct i2c_client *client, u8 reg, u8 val)
{
struct i2c_msg msg;
u8 buf[2];
int ret;
buf[0] = reg & 0xFF;
buf[1] = val;
msg.addr = client->addr;
msg.flags = client->flags;
msg.buf = buf;
msg.len = sizeof(buf);
ret = i2c_transfer(client->adapter, &msg, 1);
if (ret >= 0)
return 0;
dev_err(&client->dev,
"gc2053 write reg(0x%x val:0x%x) failed !\n", reg, val);
return ret;
}
static int gc2053_write_array(struct i2c_client *client,
const struct regval *regs)
{
int i, ret = 0;
i = 0;
while (regs[i].addr != REG_NULL) {
ret = gc2053_write_reg(client, regs[i].addr, regs[i].val);
if (ret) {
dev_err(&client->dev, "%s failed !\n", __func__);
break;
}
i++;
}
return ret;
}
/* sensor register read */
static int gc2053_read_reg(struct i2c_client *client, u8 reg, u8 *val)
{
struct i2c_msg msg[2];
u8 buf[1];
int ret;
buf[0] = reg & 0xFF;
msg[0].addr = client->addr;
msg[0].flags = client->flags;
msg[0].buf = buf;
msg[0].len = sizeof(buf);
msg[1].addr = client->addr;
msg[1].flags = client->flags | I2C_M_RD;
msg[1].buf = buf;
msg[1].len = 1;
ret = i2c_transfer(client->adapter, msg, 2);
if (ret >= 0) {
*val = buf[0];
return 0;
}
dev_err(&client->dev,
"gc2053 read reg(0x%x val:0x%x) failed !\n", reg, *val);
return ret;
}
static int gc2053_get_reso_dist(const struct gc2053_mode *mode,
struct v4l2_mbus_framefmt *framefmt)
{
return abs(mode->width - framefmt->width) +
abs(mode->height - framefmt->height);
}
static const struct gc2053_mode *
gc2053_find_best_fit(struct gc2053 *gc2053, struct v4l2_subdev_format *fmt)
{
struct v4l2_mbus_framefmt *framefmt = &fmt->format;
int dist;
int cur_best_fit = 0;
int cur_best_fit_dist = -1;
unsigned int i;
for (i = 0; i < gc2053->cfg_num; i++) {
dist = gc2053_get_reso_dist(&supported_modes[i], framefmt);
if (cur_best_fit_dist == -1 || dist <= cur_best_fit_dist) {
cur_best_fit_dist = dist;
cur_best_fit = i;
}
}
return &supported_modes[cur_best_fit];
}
static const uint8_t gain_reg_table[29][4] = {
{0x00, 0x00, 0x01, 0x00},
{0x00, 0x10, 0x01, 0x0c},
{0x00, 0x20, 0x01, 0x1b},
{0x00, 0x30, 0x01, 0x2c},
{0x00, 0x40, 0x01, 0x3f},
{0x00, 0x50, 0x02, 0x16},
{0x00, 0x60, 0x02, 0x35},
{0x00, 0x70, 0x03, 0x16},
{0x00, 0x80, 0x04, 0x02},
{0x00, 0x90, 0x04, 0x31},
{0x00, 0xa0, 0x05, 0x32},
{0x00, 0xb0, 0x06, 0x35},
{0x00, 0xc0, 0x08, 0x04},
{0x00, 0x5a, 0x09, 0x19},
{0x00, 0x83, 0x0b, 0x0f},
{0x00, 0x93, 0x0d, 0x12},
{0x00, 0x84, 0x10, 0x00},
{0x00, 0x94, 0x12, 0x3a},
{0x01, 0x2c, 0x1a, 0x02},
{0x01, 0x3c, 0x1b, 0x20},
{0x00, 0x8c, 0x20, 0x0f},
{0x00, 0x9c, 0x26, 0x07},
{0x02, 0x64, 0x36, 0x21},
{0x02, 0x74, 0x37, 0x3a},
{0x00, 0xc6, 0x3d, 0x02},
{0x00, 0xdc, 0x3f, 0x3f},
{0x02, 0x85, 0x3f, 0x3f},
{0x02, 0x95, 0x3f, 0x3f},
{0x00, 0xce, 0x3f, 0x3f},
};
static const uint32_t gain_level_table[30] = {
64,
76,
91,
108,
127,
150,
181,
214,
258,
305,
370,
437,
516,
601,
719,
850,
1024,
1210,
1538,
1760,
2063,
2439,
2881,
3393,
3970,
4737,
5572,
6552,
7713,
0xffffffff
};
static int gc2053_set_gain(struct gc2053 *gc2053, u32 gain)
{
int ret;
uint8_t i = 0;
uint8_t total = 0;
uint32_t temp = 0;
total = sizeof(gain_level_table) / sizeof(u32) - 1;
for (i = 0; i <= total; i++) {
if ((gain_level_table[i] <= gain) && (gain < gain_level_table[i+1]))
break;
}
if (i > total)
i = total;
ret = gc2053_write_reg(gc2053->client, 0xb4, gain_reg_table[i][0]);
ret |= gc2053_write_reg(gc2053->client, 0xb3, gain_reg_table[i][1]);
ret |= gc2053_write_reg(gc2053->client, 0xb8, gain_reg_table[i][2]);
ret |= gc2053_write_reg(gc2053->client, 0xb9, gain_reg_table[i][3]);
temp = 64 * gain / gain_level_table[i];
ret |= gc2053_write_reg(gc2053->client, 0xb1, (temp >> 6));
ret |= gc2053_write_reg(gc2053->client, 0xb2, (temp << 2) & 0xfc);
return ret;
}
static int gc2053_set_ctrl(struct v4l2_ctrl *ctrl)
{
struct gc2053 *gc2053 = container_of(ctrl->handler,
struct gc2053, ctrl_handler);
struct i2c_client *client = gc2053->client;
s64 max;
int ret = 0;
u32 vts = 0;
/* Propagate change of current control to all related controls */
switch (ctrl->id) {
case V4L2_CID_VBLANK:
/* Update max exposure while meeting expected vblanking */
max = gc2053->cur_mode->height + ctrl->val - 4;
__v4l2_ctrl_modify_range(gc2053->exposure,
gc2053->exposure->minimum, max,
gc2053->exposure->step,
gc2053->exposure->default_value);
break;
}
if (!pm_runtime_get_if_in_use(&client->dev))
return 0;
switch (ctrl->id) {
case V4L2_CID_EXPOSURE:
ret = gc2053_write_reg(gc2053->client, GC2053_REG_EXP_H,
(ctrl->val >> 8) & 0x3f);
ret |= gc2053_write_reg(gc2053->client, GC2053_REG_EXP_L,
ctrl->val & 0xff);
break;
case V4L2_CID_ANALOGUE_GAIN:
gc2053_set_gain(gc2053, ctrl->val);
break;
case V4L2_CID_VBLANK:
vts = ctrl->val + gc2053->cur_mode->height;
/* Note: In master-slave mode, Galaxycore request slave sensor frame rate bigger than master. */
if (gc2053->sync_mode == INTERNAL_MASTER_MODE)
vts += 10;
ret = gc2053_write_reg(gc2053->client, GC2053_REG_VTS_H, (vts >> 8) & 0x3f);
ret |= gc2053_write_reg(gc2053->client, GC2053_REG_VTS_L, vts & 0xff);
/* TBD: master and slave not sync to streaming, but except sleep 20ms below */
usleep_range(20000, 50000);
break;
case V4L2_CID_HFLIP:
if (ctrl->val)
gc2053->flip |= GC_MIRROR_BIT_MASK;
else
gc2053->flip &= ~GC_MIRROR_BIT_MASK;
break;
case V4L2_CID_VFLIP:
if (ctrl->val)
gc2053->flip |= GC_FLIP_BIT_MASK;
else
gc2053->flip &= ~GC_FLIP_BIT_MASK;
break;
default:
dev_warn(&client->dev, "%s Unhandled id:0x%x, val:0x%x\n",
__func__, ctrl->id, ctrl->val);
break;
}
pm_runtime_put(&client->dev);
return ret;
}
static const struct v4l2_ctrl_ops gc2053_ctrl_ops = {
.s_ctrl = gc2053_set_ctrl,
};
static int gc2053_configure_regulators(struct gc2053 *gc2053)
{
unsigned int i;
for (i = 0; i < GC2053_NUM_SUPPLIES; i++)
gc2053->supplies[i].supply = gc2053_supply_names[i];
return devm_regulator_bulk_get(&gc2053->client->dev,
GC2053_NUM_SUPPLIES,
gc2053->supplies);
}
static int gc2053_parse_of(struct gc2053 *gc2053)
{
struct device *dev = &gc2053->client->dev;
struct device_node *endpoint;
struct fwnode_handle *fwnode;
int rval;
endpoint = of_graph_get_next_endpoint(dev->of_node, NULL);
if (!endpoint) {
dev_err(dev, "Failed to get endpoint\n");
return -EINVAL;
}
fwnode = of_fwnode_handle(endpoint);
rval = fwnode_property_read_u32_array(fwnode, "data-lanes", NULL, 0);
if (rval <= 0) {
dev_warn(dev, " Get mipi lane num failed!\n");
return -1;
}
gc2053->lane_num = rval;
if (2 == gc2053->lane_num) {
gc2053->cur_mode = &supported_modes[0];
gc2053->cfg_num = ARRAY_SIZE(supported_modes);
/*pixel rate = link frequency * 2 * lanes / BITS_PER_SAMPLE */
gc2053->pixel_rate = MIPI_FREQ_297M * 2U * (gc2053->lane_num) / 10U;
dev_info(dev, "lane_num(%d) pixel_rate(%u)\n",
gc2053->lane_num, gc2053->pixel_rate);
} else {
dev_info(dev, "gc2053 can not support the lane num(%d)\n", gc2053->lane_num);
}
return 0;
}
static int gc2053_initialize_controls(struct gc2053 *gc2053)
{
const struct gc2053_mode *mode;
struct v4l2_ctrl_handler *handler;
struct v4l2_ctrl *ctrl;
s64 exposure_max, vblank_def;
u32 h_blank;
int ret;
handler = &gc2053->ctrl_handler;
mode = gc2053->cur_mode;
ret = v4l2_ctrl_handler_init(handler, 8);
if (ret)
return ret;
handler->lock = &gc2053->mutex;
ctrl = v4l2_ctrl_new_int_menu(handler, NULL, V4L2_CID_LINK_FREQ,
0, 0, link_freq_menu_items);
if (ctrl)
ctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;
v4l2_ctrl_new_std(handler, NULL, V4L2_CID_PIXEL_RATE,
0, gc2053->pixel_rate, 1, gc2053->pixel_rate);
h_blank = mode->hts_def - mode->width;
gc2053->hblank = v4l2_ctrl_new_std(handler, NULL, V4L2_CID_HBLANK,
h_blank, h_blank, 1, h_blank);
if (gc2053->hblank)
gc2053->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;
vblank_def = mode->vts_def - mode->height;
gc2053->vblank = v4l2_ctrl_new_std(handler, &gc2053_ctrl_ops,
V4L2_CID_VBLANK, vblank_def,
GC2053_VTS_MAX - mode->height,
1, vblank_def);
exposure_max = mode->vts_def - 4;
gc2053->exposure = v4l2_ctrl_new_std(handler, &gc2053_ctrl_ops,
V4L2_CID_EXPOSURE, GC2053_EXPOSURE_MIN,
exposure_max, GC2053_EXPOSURE_STEP,
mode->exp_def);
gc2053->anal_gain = v4l2_ctrl_new_std(handler, &gc2053_ctrl_ops,
V4L2_CID_ANALOGUE_GAIN, GC2053_GAIN_MIN,
GC2053_GAIN_MAX, GC2053_GAIN_STEP,
GC2053_GAIN_DEFAULT);
gc2053->h_flip = v4l2_ctrl_new_std(handler, &gc2053_ctrl_ops,
V4L2_CID_HFLIP, 0, 1, 1, 0);
gc2053->v_flip = v4l2_ctrl_new_std(handler, &gc2053_ctrl_ops,
V4L2_CID_VFLIP, 0, 1, 1, 0);
gc2053->flip = 0;
if (handler->error) {
ret = handler->error;
dev_err(&gc2053->client->dev,
"Failed to init controls(%d)\n", ret);
goto err_free_handler;
}
gc2053->subdev.ctrl_handler = handler;
return 0;
err_free_handler:
v4l2_ctrl_handler_free(handler);
return ret;
}
/* Calculate the delay in us by clock rate and clock cycles */
static inline u32 gc2053_cal_delay(u32 cycles)
{
return DIV_ROUND_UP(cycles, GC2053_XVCLK_FREQ / 1000 / 1000);
}
static int __gc2053_power_on(struct gc2053 *gc2053)
{
int ret;
u32 delay_us;
struct device *dev = &gc2053->client->dev;
if (!IS_ERR_OR_NULL(gc2053->pins_default)) {
ret = pinctrl_select_state(gc2053->pinctrl,
gc2053->pins_default);
if (ret < 0)
dev_err(dev, "could not set pins\n");
}
ret = clk_set_rate(gc2053->xvclk, GC2053_XVCLK_FREQ);
if (ret < 0)
dev_warn(dev, "Failed to set xvclk rate (24MHz)\n");
if (clk_get_rate(gc2053->xvclk) != GC2053_XVCLK_FREQ)
dev_warn(dev, "xvclk mismatched, modes are based on 24MHz\n");
ret = clk_prepare_enable(gc2053->xvclk);
if (ret < 0) {
dev_err(dev, "Failed to enable xvclk\n");
return ret;
}
ret = regulator_bulk_enable(GC2053_NUM_SUPPLIES, gc2053->supplies);
if (ret < 0) {
dev_err(dev, "Failed to enable regulators\n");
goto disable_clk;
}
if (!IS_ERR(gc2053->power_gpio)) {
gpiod_set_value_cansleep(gc2053->power_gpio, 1);
usleep_range(100, 200);
}
if (!IS_ERR(gc2053->reset_gpio)) {
gpiod_set_value_cansleep(gc2053->reset_gpio, 1);
usleep_range(100, 200);
}
if (!IS_ERR(gc2053->pwdn_gpio))
gpiod_set_value_cansleep(gc2053->pwdn_gpio, 0);
if (!IS_ERR(gc2053->reset_gpio))
gpiod_set_value_cansleep(gc2053->reset_gpio, 0);
usleep_range(3000, 6000);
/* 8192 cycles prior to first SCCB transaction */
delay_us = gc2053_cal_delay(8192);
usleep_range(delay_us, delay_us * 2);
return 0;
disable_clk:
clk_disable_unprepare(gc2053->xvclk);
return ret;
}
static void __gc2053_power_off(struct gc2053 *gc2053)
{
int ret;
struct device *dev = &gc2053->client->dev;
if (!IS_ERR(gc2053->pwdn_gpio))
gpiod_set_value_cansleep(gc2053->pwdn_gpio, 1);
clk_disable_unprepare(gc2053->xvclk);
if (!IS_ERR(gc2053->reset_gpio))
gpiod_set_value_cansleep(gc2053->reset_gpio, 1);
if (!IS_ERR_OR_NULL(gc2053->pins_sleep)) {
ret = pinctrl_select_state(gc2053->pinctrl,
gc2053->pins_sleep);
if (ret < 0)
dev_dbg(dev, "could not set pins\n");
}
if (!IS_ERR(gc2053->power_gpio))
gpiod_set_value_cansleep(gc2053->power_gpio, 0);
regulator_bulk_disable(GC2053_NUM_SUPPLIES, gc2053->supplies);
}
static int gc2053_check_sensor_id(struct gc2053 *gc2053,
struct i2c_client *client)
{
struct device *dev = &gc2053->client->dev;
u8 pid = 0, ver = 0;
u16 id = 0;
int ret = 0;
/* Check sensor revision */
ret = gc2053_read_reg(client, GC2053_REG_CHIP_ID_H, &pid);
ret |= gc2053_read_reg(client, GC2053_REG_CHIP_ID_L, &ver);
if (ret) {
dev_err(&client->dev, "gc2053_read_reg failed (%d)\n", ret);
return ret;
}
id = SENSOR_ID(pid, ver);
if (id != GC2053_CHIP_ID) {
dev_err(&client->dev,
"Sensor detection failed (%04X,%d)\n",
id, ret);
return -ENODEV;
}
dev_info(dev, "Detected GC%04x sensor\n", id);
return 0;
}
static int gc2053_set_flip(struct gc2053 *gc2053, u8 mode)
{
u8 match_reg = 0;
gc2053_read_reg(gc2053->client, GC2053_FLIP_MIRROR_REG, &match_reg);
if (mode == GC_FLIP_BIT_MASK) {
match_reg |= GC_FLIP_BIT_MASK;
match_reg &= ~GC_MIRROR_BIT_MASK;
} else if (mode == GC_MIRROR_BIT_MASK) {
match_reg |= GC_MIRROR_BIT_MASK;
match_reg &= ~GC_FLIP_BIT_MASK;
} else if (mode == (GC_MIRROR_BIT_MASK |
GC_FLIP_BIT_MASK)) {
match_reg |= GC_FLIP_BIT_MASK;
match_reg |= GC_MIRROR_BIT_MASK;
} else {
match_reg &= ~GC_FLIP_BIT_MASK;
match_reg &= ~GC_MIRROR_BIT_MASK;
}
return gc2053_write_reg(gc2053->client, GC2053_FLIP_MIRROR_REG, match_reg);
}
static int __gc2053_start_stream(struct gc2053 *gc2053)
{
struct i2c_client *client = gc2053->client;
int ret;
ret = gc2053_write_array(client, gc2053->cur_mode->reg_list);
if (ret)
return ret;
/* In case these controls are set before streaming */
mutex_unlock(&gc2053->mutex);
ret = v4l2_ctrl_handler_setup(&gc2053->ctrl_handler);
mutex_lock(&gc2053->mutex);
ret |= gc2053_set_flip(gc2053, gc2053->flip);
if (ret)
return ret;
if (gc2053->sync_mode == INTERNAL_MASTER_MODE) {
ret = gc2053_write_array(client, gc2053_master_mode_regs);
if (ret)
dev_err(&client->dev,
"write internal master mode reg failed %d\n", ret);
} else if (gc2053->sync_mode == EXTERNAL_MASTER_MODE) {
ret = gc2053_write_array(client, gc2053_slave_mode_regs);
if (ret)
dev_err(&client->dev,
"write external master mode reg failed %d\n", ret);
} else if (gc2053->sync_mode == SLAVE_MODE) {
ret = gc2053_write_array(gc2053->client, gc2053_slave_mode_regs);
if (ret)
dev_err(&client->dev, "write slave mode reg failed %d\n", ret);
}
ret = gc2053_write_reg(gc2053->client, GC2053_REG_CTRL_MODE,
GC2053_MODE_STREAMING);
return ret;
}
static int __gc2053_stop_stream(struct gc2053 *gc2053)
{
return gc2053_write_reg(gc2053->client, GC2053_REG_CTRL_MODE,
GC2053_MODE_SW_STANDBY);
}
static void gc2053_get_module_inf(struct gc2053 *gc2053,
struct rkmodule_inf *inf)
{
memset(inf, 0, sizeof(*inf));
strlcpy(inf->base.sensor, GC2053_NAME, sizeof(inf->base.sensor));
strlcpy(inf->base.module, gc2053->module_name,
sizeof(inf->base.module));
strlcpy(inf->base.lens, gc2053->len_name, sizeof(inf->base.lens));
}
static void gc2053_set_awb_cfg(struct gc2053 *gc2053,
struct rkmodule_awb_cfg *cfg)
{
mutex_lock(&gc2053->mutex);
memcpy(&gc2053->awb_cfg, cfg, sizeof(*cfg));
mutex_unlock(&gc2053->mutex);
}
static void gc2053_set_lsc_cfg(struct gc2053 *gc2053,
struct rkmodule_lsc_cfg *cfg)
{
mutex_lock(&gc2053->mutex);
memcpy(&gc2053->lsc_cfg, cfg, sizeof(*cfg));
mutex_unlock(&gc2053->mutex);
}
static long gc2053_ioctl(struct v4l2_subdev *sd, unsigned int cmd, void *arg)
{
struct gc2053 *gc2053 = to_gc2053(sd);
long ret = 0;
struct rkmodule_hdr_cfg *hdr_cfg;
u32 stream = 0;
u32 *sync_mode = NULL;
switch (cmd) {
case RKMODULE_GET_HDR_CFG:
hdr_cfg = (struct rkmodule_hdr_cfg *)arg;
hdr_cfg->esp.mode = HDR_NORMAL_VC;
hdr_cfg->hdr_mode = gc2053->cur_mode->hdr_mode;
break;
case RKMODULE_GET_MODULE_INFO:
gc2053_get_module_inf(gc2053, (struct rkmodule_inf *)arg);
break;
case RKMODULE_AWB_CFG:
gc2053_set_awb_cfg(gc2053, (struct rkmodule_awb_cfg *)arg);
break;
case RKMODULE_LSC_CFG:
gc2053_set_lsc_cfg(gc2053, (struct rkmodule_lsc_cfg *)arg);
break;
case RKMODULE_SET_QUICK_STREAM:
stream = *((u32 *)arg);
if (stream)
ret = gc2053_write_reg(gc2053->client, GC2053_REG_CTRL_MODE,
GC2053_MODE_STREAMING);
else
ret = gc2053_write_reg(gc2053->client, GC2053_REG_CTRL_MODE,
GC2053_MODE_SW_STANDBY);
break;
case RKMODULE_GET_SYNC_MODE:
sync_mode = (u32 *)arg;
*sync_mode = gc2053->sync_mode;
break;
case RKMODULE_SET_SYNC_MODE:
sync_mode = (u32 *)arg;
gc2053->sync_mode = *sync_mode;
break;
default:
ret = -ENOTTY;
break;
}
return ret;
}
#ifdef CONFIG_COMPAT
static long gc2053_compat_ioctl32(struct v4l2_subdev *sd,
unsigned int cmd, unsigned long arg)
{
void __user *up = compat_ptr(arg);
struct rkmodule_inf *inf;
struct rkmodule_awb_cfg *awb_cfg;
struct rkmodule_lsc_cfg *lsc_cfg;
struct rkmodule_hdr_cfg *hdr;
long ret = 0;
u32 stream = 0;
u32 sync_mode;
switch (cmd) {
case RKMODULE_GET_MODULE_INFO:
inf = kzalloc(sizeof(*inf), GFP_KERNEL);
if (!inf) {
ret = -ENOMEM;
return ret;
}
ret = gc2053_ioctl(sd, cmd, inf);
if (!ret) {
ret = copy_to_user(up, inf, sizeof(*inf));
if (ret)
ret = -EFAULT;
}
kfree(inf);
break;
case RKMODULE_AWB_CFG:
awb_cfg = kzalloc(sizeof(*awb_cfg), GFP_KERNEL);
if (!awb_cfg) {
ret = -ENOMEM;
return ret;
}
if (copy_from_user(awb_cfg, up, sizeof(*awb_cfg))) {
kfree(awb_cfg);
return -EFAULT;
}
ret = gc2053_ioctl(sd, cmd, awb_cfg);
kfree(awb_cfg);
break;
case RKMODULE_LSC_CFG:
lsc_cfg = kzalloc(sizeof(*lsc_cfg), GFP_KERNEL);
if (!lsc_cfg) {
ret = -ENOMEM;
return ret;
}
if (copy_from_user(lsc_cfg, up, sizeof(*lsc_cfg))) {
kfree(lsc_cfg);
return -EFAULT;
}
ret = gc2053_ioctl(sd, cmd, lsc_cfg);
kfree(lsc_cfg);
break;
case RKMODULE_GET_HDR_CFG:
hdr = kzalloc(sizeof(*hdr), GFP_KERNEL);
if (!hdr) {
ret = -ENOMEM;
return ret;
}
ret = gc2053_ioctl(sd, cmd, hdr);
if (!ret) {
ret = copy_to_user(up, hdr, sizeof(*hdr));
if (ret)
ret = -EFAULT;
}
kfree(hdr);
break;
case RKMODULE_SET_HDR_CFG:
hdr = kzalloc(sizeof(*hdr), GFP_KERNEL);
if (!hdr) {
ret = -ENOMEM;
return ret;
}
if (copy_from_user(hdr, up, sizeof(*hdr))) {
kfree(hdr);
return -EFAULT;
}
ret = gc2053_ioctl(sd, cmd, hdr);
kfree(hdr);
break;
case RKMODULE_SET_QUICK_STREAM:
if (copy_from_user(&stream, up, sizeof(u32)))
return -EFAULT;
ret = gc2053_ioctl(sd, cmd, &stream);
break;
case RKMODULE_GET_SYNC_MODE:
ret = gc2053_ioctl(sd, cmd, &sync_mode);
if (!ret) {
ret = copy_to_user(up, &sync_mode, sizeof(u32));
if (ret)
ret = -EFAULT;
}
break;
case RKMODULE_SET_SYNC_MODE:
ret = copy_from_user(&sync_mode, up, sizeof(u32));
if (!ret)
ret = gc2053_ioctl(sd, cmd, &sync_mode);
else
ret = -EFAULT;
break;
default:
ret = -ENOTTY;
break;
}
return ret;
}
#endif
static int gc2053_s_stream(struct v4l2_subdev *sd, int on)
{
struct gc2053 *gc2053 = to_gc2053(sd);
struct i2c_client *client = gc2053->client;
int ret = 0;
mutex_lock(&gc2053->mutex);
on = !!on;
if (on == gc2053->streaming)
goto unlock_and_return;
if (on) {
ret = pm_runtime_get_sync(&client->dev);
if (ret < 0) {
pm_runtime_put_noidle(&client->dev);
goto unlock_and_return;
}
ret = __gc2053_start_stream(gc2053);
if (ret) {
v4l2_err(sd, "start stream failed while write regs\n");
pm_runtime_put(&client->dev);
goto unlock_and_return;
}
} else {
__gc2053_stop_stream(gc2053);
pm_runtime_put(&client->dev);
}
gc2053->streaming = on;
unlock_and_return:
mutex_unlock(&gc2053->mutex);
return 0;
}
static int gc2053_g_frame_interval(struct v4l2_subdev *sd,
struct v4l2_subdev_frame_interval *fi)
{
struct gc2053 *gc2053 = to_gc2053(sd);
const struct gc2053_mode *mode = gc2053->cur_mode;
fi->interval = mode->max_fps;
return 0;
}
static int gc2053_g_mbus_config(struct v4l2_subdev *sd, unsigned int pad_id,
struct v4l2_mbus_config *config)
{
struct gc2053 *gc2053 = to_gc2053(sd);
const struct gc2053_mode *mode = gc2053->cur_mode;
u32 val = 0;
if (mode->hdr_mode == NO_HDR)
val = 1 << (GC2053_LANES - 1) |
V4L2_MBUS_CSI2_CHANNEL_0 |
V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
config->type = V4L2_MBUS_CSI2_DPHY;
config->flags = val;
return 0;
}
static int gc2053_enum_mbus_code(struct v4l2_subdev *sd,
struct v4l2_subdev_pad_config *cfg,
struct v4l2_subdev_mbus_code_enum *code)
{
if (code->index != 0)
return -EINVAL;
code->code = GC2053_MEDIA_BUS_FMT;
return 0;
}
static int gc2053_enum_frame_sizes(struct v4l2_subdev *sd,
struct v4l2_subdev_pad_config *cfg,
struct v4l2_subdev_frame_size_enum *fse)
{
struct gc2053 *gc2053 = to_gc2053(sd);
if (fse->index >= gc2053->cfg_num)
return -EINVAL;
if (fse->code != GC2053_MEDIA_BUS_FMT)
return -EINVAL;
fse->min_width = supported_modes[fse->index].width;
fse->max_width = supported_modes[fse->index].width;
fse->max_height = supported_modes[fse->index].height;
fse->min_height = supported_modes[fse->index].height;
return 0;
}
static int gc2053_enum_frame_interval(struct v4l2_subdev *sd,
struct v4l2_subdev_pad_config *cfg,
struct v4l2_subdev_frame_interval_enum *fie)
{
struct gc2053 *gc2053 = to_gc2053(sd);
if (fie->index >= gc2053->cfg_num)
return -EINVAL;
fie->code = GC2053_MEDIA_BUS_FMT;
fie->width = supported_modes[fie->index].width;
fie->height = supported_modes[fie->index].height;
fie->interval = supported_modes[fie->index].max_fps;
fie->reserved[0] = supported_modes[fie->index].hdr_mode;
return 0;
}
static int gc2053_set_fmt(struct v4l2_subdev *sd,
struct v4l2_subdev_pad_config *cfg,
struct v4l2_subdev_format *fmt)
{
struct gc2053 *gc2053 = to_gc2053(sd);
const struct gc2053_mode *mode;
s64 h_blank, vblank_def;
mutex_lock(&gc2053->mutex);
mode = gc2053_find_best_fit(gc2053, fmt);
fmt->format.code = GC2053_MEDIA_BUS_FMT;
fmt->format.width = mode->width;
fmt->format.height = mode->height;
fmt->format.field = V4L2_FIELD_NONE;
if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
*v4l2_subdev_get_try_format(sd, cfg, fmt->pad) = fmt->format;
#else
mutex_unlock(&gc2053->mutex);
return -ENOTTY;
#endif
} else {
gc2053->cur_mode = mode;
h_blank = mode->hts_def - mode->width;
__v4l2_ctrl_modify_range(gc2053->hblank, h_blank,
h_blank, 1, h_blank);
vblank_def = mode->vts_def - mode->height;
__v4l2_ctrl_modify_range(gc2053->vblank, vblank_def,
GC2053_VTS_MAX - mode->height,
1, vblank_def);
}
mutex_unlock(&gc2053->mutex);
return 0;
}
static int gc2053_get_fmt(struct v4l2_subdev *sd,
struct v4l2_subdev_pad_config *cfg,
struct v4l2_subdev_format *fmt)
{
struct gc2053 *gc2053 = to_gc2053(sd);
const struct gc2053_mode *mode = gc2053->cur_mode;
mutex_lock(&gc2053->mutex);
if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
fmt->format = *v4l2_subdev_get_try_format(sd, cfg, fmt->pad);
#else
mutex_unlock(&gc2053->mutex);
return -ENOTTY;
#endif
} else {
fmt->format.width = mode->width;
fmt->format.height = mode->height;
fmt->format.code = GC2053_MEDIA_BUS_FMT;
fmt->format.field = V4L2_FIELD_NONE;
/* format info: width/height/data type/virctual channel */
if (fmt->pad < PAD_MAX && mode->hdr_mode != NO_HDR)
fmt->reserved[0] = mode->vc[fmt->pad];
else
fmt->reserved[0] = mode->vc[PAD0];
}
mutex_unlock(&gc2053->mutex);
return 0;
}
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
static int gc2053_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)
{
struct gc2053 *gc2053 = to_gc2053(sd);
struct v4l2_mbus_framefmt *try_fmt =
v4l2_subdev_get_try_format(sd, fh->pad, 0);
const struct gc2053_mode *def_mode = &supported_modes[0];
mutex_lock(&gc2053->mutex);
/* Initialize try_fmt */
try_fmt->width = def_mode->width;
try_fmt->height = def_mode->height;
try_fmt->code = GC2053_MEDIA_BUS_FMT;
try_fmt->field = V4L2_FIELD_NONE;
mutex_unlock(&gc2053->mutex);
/* No crop or compose */
return 0;
}
#endif
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
static const struct v4l2_subdev_internal_ops gc2053_internal_ops = {
.open = gc2053_open,
};
#endif
static int gc2053_s_power(struct v4l2_subdev *sd, int on)
{
struct gc2053 *gc2053 = to_gc2053(sd);
struct i2c_client *client = gc2053->client;
int ret = 0;
mutex_lock(&gc2053->mutex);
/* If the power state is not modified - no work to do. */
if (gc2053->power_on == !!on)
goto unlock_and_return;
if (on) {
ret = pm_runtime_get_sync(&client->dev);
if (ret < 0) {
pm_runtime_put_noidle(&client->dev);
goto unlock_and_return;
}
gc2053->power_on = true;
} else {
pm_runtime_put(&client->dev);
gc2053->power_on = false;
}
unlock_and_return:
mutex_unlock(&gc2053->mutex);
return ret;
}
static const struct v4l2_subdev_core_ops gc2053_core_ops = {
.s_power = gc2053_s_power,
.ioctl = gc2053_ioctl,
#ifdef CONFIG_COMPAT
.compat_ioctl32 = gc2053_compat_ioctl32,
#endif
};
static const struct v4l2_subdev_video_ops gc2053_video_ops = {
.s_stream = gc2053_s_stream,
.g_frame_interval = gc2053_g_frame_interval,
};
static const struct v4l2_subdev_pad_ops gc2053_pad_ops = {
.enum_mbus_code = gc2053_enum_mbus_code,
.enum_frame_size = gc2053_enum_frame_sizes,
.enum_frame_interval = gc2053_enum_frame_interval,
.get_fmt = gc2053_get_fmt,
.set_fmt = gc2053_set_fmt,
.get_mbus_config = gc2053_g_mbus_config,
};
static const struct v4l2_subdev_ops gc2053_subdev_ops = {
.core = &gc2053_core_ops,
.video = &gc2053_video_ops,
.pad = &gc2053_pad_ops,
};
static int __maybe_unused gc2053_runtime_resume(struct device *dev)
{
struct i2c_client *client = to_i2c_client(dev);
struct v4l2_subdev *sd = i2c_get_clientdata(client);
struct gc2053 *gc2053 = to_gc2053(sd);
__gc2053_power_on(gc2053);
return 0;
}
static int __maybe_unused gc2053_runtime_suspend(struct device *dev)
{
struct i2c_client *client = to_i2c_client(dev);
struct v4l2_subdev *sd = i2c_get_clientdata(client);
struct gc2053 *gc2053 = to_gc2053(sd);
__gc2053_power_off(gc2053);
return 0;
}
static const struct dev_pm_ops gc2053_pm_ops = {
SET_RUNTIME_PM_OPS(gc2053_runtime_suspend,
gc2053_runtime_resume, NULL)
};
static int gc2053_probe(struct i2c_client *client,
const struct i2c_device_id *id)
{
struct device *dev = &client->dev;
struct device_node *node = dev->of_node;
struct gc2053 *gc2053;
struct v4l2_subdev *sd;
char facing[2];
int ret;
const char *sync_mode_name = NULL;
dev_info(dev, "driver version: %02x.%02x.%02x",
DRIVER_VERSION >> 16,
(DRIVER_VERSION & 0xff00) >> 8,
DRIVER_VERSION & 0x00ff);
gc2053 = devm_kzalloc(dev, sizeof(*gc2053), GFP_KERNEL);
if (!gc2053)
return -ENOMEM;
gc2053->client = client;
ret = of_property_read_u32(node, RKMODULE_CAMERA_MODULE_INDEX,
&gc2053->module_index);
ret |= of_property_read_string(node, RKMODULE_CAMERA_MODULE_FACING,
&gc2053->module_facing);
ret |= of_property_read_string(node, RKMODULE_CAMERA_MODULE_NAME,
&gc2053->module_name);
ret |= of_property_read_string(node, RKMODULE_CAMERA_LENS_NAME,
&gc2053->len_name);
if (ret) {
dev_err(dev,
"could not get module information!\n");
return -EINVAL;
}
ret = of_property_read_string(node, RKMODULE_CAMERA_SYNC_MODE,
&sync_mode_name);
if (ret) {
gc2053->sync_mode = NO_SYNC_MODE;
dev_err(dev, "could not get sync mode!\n");
} else {
if (strcmp(sync_mode_name, RKMODULE_EXTERNAL_MASTER_MODE) == 0)
gc2053->sync_mode = EXTERNAL_MASTER_MODE;
else if (strcmp(sync_mode_name, RKMODULE_INTERNAL_MASTER_MODE) == 0)
gc2053->sync_mode = INTERNAL_MASTER_MODE;
else if (strcmp(sync_mode_name, RKMODULE_SLAVE_MODE) == 0)
gc2053->sync_mode = SLAVE_MODE;
}
gc2053->xvclk = devm_clk_get(&client->dev, "xvclk");
if (IS_ERR(gc2053->xvclk)) {
dev_err(&client->dev, "Failed to get xvclk\n");
return -EINVAL;
}
gc2053->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
if (IS_ERR(gc2053->reset_gpio))
dev_warn(dev, "Failed to get reset-gpios\n");
gc2053->pwdn_gpio = devm_gpiod_get(dev, "pwdn", GPIOD_OUT_LOW);
if (IS_ERR(gc2053->pwdn_gpio))
dev_info(dev, "Failed to get pwdn-gpios, maybe no used\n");
gc2053->power_gpio = devm_gpiod_get(dev, "power", GPIOD_OUT_LOW);
if (IS_ERR(gc2053->power_gpio))
dev_warn(dev, "Failed to get power-gpios\n");
ret = gc2053_configure_regulators(gc2053);
if (ret) {
dev_err(dev, "Failed to get power regulators\n");
return ret;
}
ret = gc2053_parse_of(gc2053);
if (ret != 0)
return -EINVAL;
gc2053->pinctrl = devm_pinctrl_get(dev);
if (!IS_ERR(gc2053->pinctrl)) {
gc2053->pins_default =
pinctrl_lookup_state(gc2053->pinctrl,
OF_CAMERA_PINCTRL_STATE_DEFAULT);
if (IS_ERR(gc2053->pins_default))
dev_err(dev, "could not get default pinstate\n");
gc2053->pins_sleep =
pinctrl_lookup_state(gc2053->pinctrl,
OF_CAMERA_PINCTRL_STATE_SLEEP);
if (IS_ERR(gc2053->pins_sleep))
dev_err(dev, "could not get sleep pinstate\n");
} else {
dev_err(dev, "no pinctrl\n");
}
mutex_init(&gc2053->mutex);
sd = &gc2053->subdev;
v4l2_i2c_subdev_init(sd, client, &gc2053_subdev_ops);
ret = gc2053_initialize_controls(gc2053);
if (ret)
goto err_destroy_mutex;
ret = __gc2053_power_on(gc2053);
if (ret)
goto err_free_handler;
ret = gc2053_check_sensor_id(gc2053, client);
if (ret)
goto err_power_off;
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
sd->internal_ops = &gc2053_internal_ops;
sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
#endif
#if defined(CONFIG_MEDIA_CONTROLLER)
gc2053->pad.flags = MEDIA_PAD_FL_SOURCE;
sd->entity.function = MEDIA_ENT_F_CAM_SENSOR;
ret = media_entity_pads_init(&sd->entity, 1, &gc2053->pad);
if (ret < 0)
goto err_power_off;
#endif
memset(facing, 0, sizeof(facing));
if (strcmp(gc2053->module_facing, "back") == 0)
facing[0] = 'b';
else
facing[0] = 'f';
snprintf(sd->name, sizeof(sd->name), "m%02d_%s_%s %s",
gc2053->module_index, facing,
GC2053_NAME, dev_name(sd->dev));
ret = v4l2_async_register_subdev_sensor_common(sd);
if (ret) {
dev_err(dev, "v4l2 async register subdev failed\n");
goto err_clean_entity;
}
pm_runtime_set_active(dev);
pm_runtime_enable(dev);
pm_runtime_idle(dev);
return 0;
err_clean_entity:
#if defined(CONFIG_MEDIA_CONTROLLER)
media_entity_cleanup(&sd->entity);
#endif
err_power_off:
__gc2053_power_off(gc2053);
err_free_handler:
v4l2_ctrl_handler_free(&gc2053->ctrl_handler);
err_destroy_mutex:
mutex_destroy(&gc2053->mutex);
return ret;
}
static int gc2053_remove(struct i2c_client *client)
{
struct v4l2_subdev *sd = i2c_get_clientdata(client);
struct gc2053 *gc2053 = to_gc2053(sd);
v4l2_async_unregister_subdev(sd);
#if defined(CONFIG_MEDIA_CONTROLLER)
media_entity_cleanup(&sd->entity);
#endif
v4l2_ctrl_handler_free(&gc2053->ctrl_handler);
mutex_destroy(&gc2053->mutex);
pm_runtime_disable(&client->dev);
if (!pm_runtime_status_suspended(&client->dev))
__gc2053_power_off(gc2053);
pm_runtime_set_suspended(&client->dev);
return 0;
}
static const struct i2c_device_id gc2053_match_id[] = {
{ "gc2053", 0 },
{ },
};
#if IS_ENABLED(CONFIG_OF)
static const struct of_device_id gc2053_of_match[] = {
{ .compatible = "galaxycore,gc2053" },
{},
};
MODULE_DEVICE_TABLE(of, gc2053_of_match);
#endif
static struct i2c_driver gc2053_i2c_driver = {
.driver = {
.name = GC2053_NAME,
.pm = &gc2053_pm_ops,
.of_match_table = of_match_ptr(gc2053_of_match),
},
.probe = &gc2053_probe,
.remove = &gc2053_remove,
.id_table = gc2053_match_id,
};
static int __init sensor_mod_init(void)
{
return i2c_add_driver(&gc2053_i2c_driver);
}
static void __exit sensor_mod_exit(void)
{
i2c_del_driver(&gc2053_i2c_driver);
}
device_initcall_sync(sensor_mod_init);
module_exit(sensor_mod_exit);
MODULE_DESCRIPTION("GC2035 CMOS Image Sensor driver");
MODULE_LICENSE("GPL v2");
Reference in New Issue View Git Blame Copy Permalink