80 lines
3.3 KiB
ArmAsm
80 lines
3.3 KiB
ArmAsm
// RUN: not llvm-mc -triple aarch64-none-linux-gnu -show-encoding -mattr=+v8.1a < %s 2>%t | FileCheck %s
|
|
// RUN: FileCheck --check-prefix=CHECK-ERROR %s <%t
|
|
|
|
|
|
//------------------------------------------------------------------------------
|
|
// Load acquire / store release
|
|
//------------------------------------------------------------------------------
|
|
ldlarb w0,[x1]
|
|
ldlarh w0,[x1]
|
|
ldlar w0,[x1]
|
|
ldlar x0,[x1]
|
|
// CHECK: ldlarb w0, [x1] // encoding: [0x20,0x7c,0xdf,0x08]
|
|
// CHECK: ldlarh w0, [x1] // encoding: [0x20,0x7c,0xdf,0x48]
|
|
// CHECK: ldlar w0, [x1] // encoding: [0x20,0x7c,0xdf,0x88]
|
|
// CHECK: ldlar x0, [x1] // encoding: [0x20,0x7c,0xdf,0xc8]
|
|
stllrb w0,[x1]
|
|
stllrh w0,[x1]
|
|
stllr w0,[x1]
|
|
stllr x0,[x1]
|
|
// CHECK: stllrb w0, [x1] // encoding: [0x20,0x7c,0x9f,0x08]
|
|
// CHECK: stllrh w0, [x1] // encoding: [0x20,0x7c,0x9f,0x48]
|
|
// CHECK: stllr w0, [x1] // encoding: [0x20,0x7c,0x9f,0x88]
|
|
// CHECK: stllr x0, [x1] // encoding: [0x20,0x7c,0x9f,0xc8]
|
|
|
|
msr LORSA_EL1, x0
|
|
msr LOREA_EL1, x0
|
|
msr LORN_EL1, x0
|
|
msr LORC_EL1, x0
|
|
mrs x0, LORID_EL1
|
|
// CHECK: msr LORSA_EL1, x0 // encoding: [0x00,0xa4,0x18,0xd5]
|
|
// CHECK: msr LOREA_EL1, x0 // encoding: [0x20,0xa4,0x18,0xd5]
|
|
// CHECK: msr LORN_EL1, x0 // encoding: [0x40,0xa4,0x18,0xd5]
|
|
// CHECK: msr LORC_EL1, x0 // encoding: [0x60,0xa4,0x18,0xd5]
|
|
// CHECK: mrs x0, LORID_EL1 // encoding: [0xe0,0xa4,0x38,0xd5]
|
|
|
|
ldlarb w0,[w1]
|
|
ldlarh x0,[x1]
|
|
stllrb w0,[w1]
|
|
stllrh x0,[x1]
|
|
stllr w0,[w1]
|
|
msr LORSA_EL1, #0
|
|
msr LOREA_EL1, #0
|
|
msr LORN_EL1, #0
|
|
msr LORC_EL1, #0
|
|
msr LORID_EL1, x0
|
|
mrs LORID_EL1, #0
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: ldlarb w0,[w1]
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: ldlarh x0,[x1]
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: stllrb w0,[w1]
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: stllrh x0,[x1]
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: stllr w0,[w1]
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: msr LORSA_EL1, #0
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: msr LOREA_EL1, #0
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: msr LORN_EL1, #0
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: msr LORC_EL1, #0
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: expected writable system register or pstate
|
|
// CHECK-ERROR: msr LORID_EL1, x0
|
|
// CHECK-ERROR: ^
|
|
// CHECK-ERROR: error: invalid operand for instruction
|
|
// CHECK-ERROR: mrs LORID_EL1, #0
|
|
// CHECK-ERROR: ^
|